A Quad-Serial Peripheral Interface (QSPI) is a serial interface, where four data lines are used to read, write, and erase flash chips. It is faster than the traditional Serial Peripheral Interface (SPI) and is specifically designed to communicate with flash chips that support this interface. Unlike the traditional SPI that uses separate data lines for input and output, MISO and MOSI, the QSPI interface configures the data lines on the fly so that they act as outputs to send some information to the flash memory and act as inputs to read some memory contents.
The Lattice Semiconductor Sentry™ QSPI Controller Streamer IP supports SPI and QSPI transactions. The design is implemented in Verilog HDL. It can be configured and generated using Lattice Propel™ Builder and implemented using the Lattice Diamond™ or Lattice Radiant™ software.
Latest Resource Utilization details are available in the IP Core User Guide.
Features
- Generation of SPI and QSPI transactions
- Support for long SPI transactions: up to 256-byte write and 4 Gb read with no CPU interactions
- Programmable transaction type and length
- Provision of external 8-bit FIFO interface for connecting to other blocks
- Support for Advanced Microcontroller Bus Architecture (AMBA 3) Advanced Peripheral Bus (APB) Protocol v1.0
